A Novel ΔΣ Control System Processor and Its VLSI Implementation

Xiaofeng Wu, Vassilios A. Chouliaras, Jose Luis Nunez-Yanez, Roger M. Goodall

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

This paper describes a novel control system processor architecture based on ΔΣ modulation known as the ΔΣ-CSP. The ΔΣ-CSP utilizes 1-bit processing which is a new concept in digital control applications with the direct benefit of making multi-bit multiplication operations redundant. A simple conditional-negate-and-add (CNA) unit is instead used for operations in control law implementations. For this reason, the proposed processor has a very small silicon footprint and runs at very high frequencies making it ideal for high-sampling rate, real-time control applications. A number of ΔΣ-CSP configurations have been implemented as VLSI hard macros in a high-performance 0.13-μm CMOS process and a particular configuration achieved a post-route operating frequency of 355 MHz resulting in a 2.17 MHz sampling rate for a fourth-order control law implementation. Additional results prove that the ΔΣ-CSP compares very favorably, in terms of silicon area and sampling rates, to two other specialized digital control processing systems, including direct, hardwired implementation of control laws; at the same time, it substantially outperforms software implementations of control laws running on very wide, general-purpose VLIW architectures.

Original languageEnglish
Pages (from-to)217-228
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume16
Issue number3
Early online date15 Feb 2008
DOIs
Publication statusPublished - Mar 2008
Externally publishedYes

Fingerprint

Control systems
Sampling
Very long instruction word architecture
Silicon
Real time control
Processing
Macros
Modulation

Cite this

Wu, Xiaofeng ; Chouliaras, Vassilios A. ; Nunez-Yanez, Jose Luis ; Goodall, Roger M. / A Novel ΔΣ Control System Processor and Its VLSI Implementation. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2008 ; Vol. 16, No. 3. pp. 217-228.
@article{144cc1755f8e452fa02c09e9a3db3119,
title = "A Novel ΔΣ Control System Processor and Its VLSI Implementation",
abstract = "This paper describes a novel control system processor architecture based on ΔΣ modulation known as the ΔΣ-CSP. The ΔΣ-CSP utilizes 1-bit processing which is a new concept in digital control applications with the direct benefit of making multi-bit multiplication operations redundant. A simple conditional-negate-and-add (CNA) unit is instead used for operations in control law implementations. For this reason, the proposed processor has a very small silicon footprint and runs at very high frequencies making it ideal for high-sampling rate, real-time control applications. A number of ΔΣ-CSP configurations have been implemented as VLSI hard macros in a high-performance 0.13-μm CMOS process and a particular configuration achieved a post-route operating frequency of 355 MHz resulting in a 2.17 MHz sampling rate for a fourth-order control law implementation. Additional results prove that the ΔΣ-CSP compares very favorably, in terms of silicon area and sampling rates, to two other specialized digital control processing systems, including direct, hardwired implementation of control laws; at the same time, it substantially outperforms software implementations of control laws running on very wide, general-purpose VLIW architectures.",
keywords = "1-bit processing ΔΣ modulation, Control system processor, System-on-chip (SoC), VLSI",
author = "Xiaofeng Wu and Chouliaras, {Vassilios A.} and Nunez-Yanez, {Jose Luis} and Goodall, {Roger M.}",
year = "2008",
month = "3",
doi = "10.1109/TVLSI.2007.915396",
language = "English",
volume = "16",
pages = "217--228",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

A Novel ΔΣ Control System Processor and Its VLSI Implementation. / Wu, Xiaofeng; Chouliaras, Vassilios A.; Nunez-Yanez, Jose Luis; Goodall, Roger M.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16, No. 3, 03.2008, p. 217-228.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Novel ΔΣ Control System Processor and Its VLSI Implementation

AU - Wu, Xiaofeng

AU - Chouliaras, Vassilios A.

AU - Nunez-Yanez, Jose Luis

AU - Goodall, Roger M.

PY - 2008/3

Y1 - 2008/3

N2 - This paper describes a novel control system processor architecture based on ΔΣ modulation known as the ΔΣ-CSP. The ΔΣ-CSP utilizes 1-bit processing which is a new concept in digital control applications with the direct benefit of making multi-bit multiplication operations redundant. A simple conditional-negate-and-add (CNA) unit is instead used for operations in control law implementations. For this reason, the proposed processor has a very small silicon footprint and runs at very high frequencies making it ideal for high-sampling rate, real-time control applications. A number of ΔΣ-CSP configurations have been implemented as VLSI hard macros in a high-performance 0.13-μm CMOS process and a particular configuration achieved a post-route operating frequency of 355 MHz resulting in a 2.17 MHz sampling rate for a fourth-order control law implementation. Additional results prove that the ΔΣ-CSP compares very favorably, in terms of silicon area and sampling rates, to two other specialized digital control processing systems, including direct, hardwired implementation of control laws; at the same time, it substantially outperforms software implementations of control laws running on very wide, general-purpose VLIW architectures.

AB - This paper describes a novel control system processor architecture based on ΔΣ modulation known as the ΔΣ-CSP. The ΔΣ-CSP utilizes 1-bit processing which is a new concept in digital control applications with the direct benefit of making multi-bit multiplication operations redundant. A simple conditional-negate-and-add (CNA) unit is instead used for operations in control law implementations. For this reason, the proposed processor has a very small silicon footprint and runs at very high frequencies making it ideal for high-sampling rate, real-time control applications. A number of ΔΣ-CSP configurations have been implemented as VLSI hard macros in a high-performance 0.13-μm CMOS process and a particular configuration achieved a post-route operating frequency of 355 MHz resulting in a 2.17 MHz sampling rate for a fourth-order control law implementation. Additional results prove that the ΔΣ-CSP compares very favorably, in terms of silicon area and sampling rates, to two other specialized digital control processing systems, including direct, hardwired implementation of control laws; at the same time, it substantially outperforms software implementations of control laws running on very wide, general-purpose VLIW architectures.

KW - 1-bit processing ΔΣ modulation

KW - Control system processor

KW - System-on-chip (SoC)

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=39749176239&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2007.915396

DO - 10.1109/TVLSI.2007.915396

M3 - Article

VL - 16

SP - 217

EP - 228

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

ER -