An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA

Anju Johnson, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.
Original languageEnglish
Pages (from-to)452-456
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume64
Issue number4
Early online date10 May 2016
DOIs
Publication statusPublished - 4 Apr 2017
Externally publishedYes

Fingerprint

Field programmable gate arrays (FPGA)
Hardware
Mathematical models
Networks (circuits)

Cite this

Johnson, Anju ; Chakraborty, Rajat Subhra ; Mukhopadhyay, Debdeep . / An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA. In: IEEE Transactions on Circuits and Systems II: Express Briefs. 2017 ; Vol. 64, No. 4. pp. 452-456.
@article{394cc10e13e44a4fba64a1aaa6b42ef3,
title = "An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA",
abstract = "True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.",
author = "Anju Johnson and Chakraborty, {Rajat Subhra} and Debdeep Mukhopadhyay",
year = "2017",
month = "4",
day = "4",
doi = "10.1109/TCSII.2016.2566262",
language = "English",
volume = "64",
pages = "452--456",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA. / Johnson, Anju; Chakraborty, Rajat Subhra; Mukhopadhyay, Debdeep .

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 64, No. 4, 04.04.2017, p. 452-456.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA

AU - Johnson, Anju

AU - Chakraborty, Rajat Subhra

AU - Mukhopadhyay, Debdeep

PY - 2017/4/4

Y1 - 2017/4/4

N2 - True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.

AB - True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.

UR - https://ieeexplore.ieee.org/document/7467549

U2 - 10.1109/TCSII.2016.2566262

DO - 10.1109/TCSII.2016.2566262

M3 - Article

VL - 64

SP - 452

EP - 456

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 4

ER -