CMOS-process-independent average power dissipation macromodelling

An accurate CMOS-process-independent average power dissipation macromodel is presented for the inverter and multiple input macros, including NAND, NOR, the transmission gate, pass gate and SRAM cell. A new macro activity time period is defined and accurate macro activity estimations are achieved without the need for analogue propagation delay simulation.