Homeostatic Fault Tolerance in Spiking Neural Networks utilizing Dynamic Partial Reconfiguration of FPGAs

Anju Johnson, Junxiu Liu, Alan Millard, Shvan Karim, Andy Tyrrell, Jim Harkin, Jon Timmis, Liam McDaid, David Halliday

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

We present a novel methodology that addresses the problem of faults in synapses of a spiking neural network using astrocyte regulation, inspired by recovery processes in the brain. Since Field Programmable Gate Arrays (FPGAs) are widely used for neural network applications, we aim to achieve fault tolerance in an astrocyte-neuron unit implemented on an FPGA. A fault is considered as a reduction in transmission probability of a synapse, leading to reduced spiking activity. Our novel repair mechanism exploits Dynamic Partial Reconfiguration (DPR) of the FPGA Clock Management Tiles (CMTs) to increase the clock frequency of neurons with reduced synaptic input, which restores the firing rate to pre-fault levels. The system maintains effective functional behavior with a loss of up to 90% of the original synaptic inputs to a neuron. Our repair mechanism has minimal hardware footprints with the repair unit which consumes only 0.8215% of the complete design and therefore supports scalable implementations. Additionally, the impact on power consumption of the design is also minimal (1.371W). The work opens up a novel way to utilize the capabilities of modern hardware to mimic homeostatic self-repair behavior achieving fault recovery.
Original languageEnglish
Title of host publication2017 International Conference on Field Programmable Technology (ICFPT)
EditorsPaul Beckett, Ken Eguro, David Boland
PublisherIEEE
Pages195-198
Number of pages4
ISBN (Electronic)9781538626566
ISBN (Print)9781538626573
DOIs
Publication statusPublished - 5 Feb 2018
Externally publishedYes
EventInternational Conference on Field-Programmable Technology - Melbourne, Australia
Duration: 11 Dec 201713 Dec 2017
https://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8269417 (Link to Conference Proceedings)

Conference

ConferenceInternational Conference on Field-Programmable Technology
Abbreviated titleFPT 17
CountryAustralia
CityMelbourne
Period11/12/1713/12/17
Internet address

Fingerprint Dive into the research topics of 'Homeostatic Fault Tolerance in Spiking Neural Networks utilizing Dynamic Partial Reconfiguration of FPGAs'. Together they form a unique fingerprint.

  • Cite this

    Johnson, A., Liu, J., Millard, A., Karim, S., Tyrrell, A., Harkin, J., Timmis, J., McDaid, L., & Halliday, D. (2018). Homeostatic Fault Tolerance in Spiking Neural Networks utilizing Dynamic Partial Reconfiguration of FPGAs. In P. Beckett, K. Eguro, & D. Boland (Eds.), 2017 International Conference on Field Programmable Technology (ICFPT) (pp. 195-198). IEEE. https://doi.org/10.1109/FPT.2017.8280139