Remote dynamic partial reconfiguration: A threat to Internet-of-Things and embedded security applications

Anju Johnson, Sikhar Patranabis, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

The advent of the Internet of Things has motivated the use of Field Programmable Gate Array (FPGA) devices with Dynamic Partial Reconfiguration (DPR) capabilities for dynamic non-invasive modifications to circuits implemented on the FPGA. In particular, the ability to perform DPR over the network is essential in the context of a growing number of Internet of Things (IoT)-based and embedded security applications. However, the use of remote DPR brings with it a number of security threats that could lead to potentially catastrophic consequences in practical scenarios. In this paper, we demonstrate four examples where the remote DPR capability of the FPGA may be exploited by an adversary to launch Hardware Trojan Horse (HTH) attacks on commonly used security applications. We substantiate the threat by demonstrating remotely-launched attacks on Xilinx FPGA-based hardware implementations of a cryptographic algorithm, a true random number generator, and two processor based security applications - namely, a software implementation of a cryptographic algorithm and a cash dispensing scheme. The attacks are launched by on-the-fly transfer of malicious FPGA configuration bitstreams over an Ethernet connection to perform DPR and leak sensitive information. Finally, we comment on plausible countermeasures to prevent such attacks
LanguageEnglish
Pages131-144
Number of pages14
JournalMicroprocessors and Microsystems
Volume52
Early online date8 Jun 2017
DOIs
Publication statusPublished - Jul 2017
Externally publishedYes

Fingerprint

Field programmable gate arrays (FPGA)
Ethernet
Internet of things
Hardware
Networks (circuits)

Cite this

Johnson, Anju ; Patranabis, Sikhar ; Chakraborty, Rajat Subhra ; Mukhopadhyay, Debdeep . / Remote dynamic partial reconfiguration : A threat to Internet-of-Things and embedded security applications. In: Microprocessors and Microsystems. 2017 ; Vol. 52. pp. 131-144.
@article{0265f9144678406f864c6aafe71790cf,
title = "Remote dynamic partial reconfiguration: A threat to Internet-of-Things and embedded security applications",
abstract = "The advent of the Internet of Things has motivated the use of Field Programmable Gate Array (FPGA) devices with Dynamic Partial Reconfiguration (DPR) capabilities for dynamic non-invasive modifications to circuits implemented on the FPGA. In particular, the ability to perform DPR over the network is essential in the context of a growing number of Internet of Things (IoT)-based and embedded security applications. However, the use of remote DPR brings with it a number of security threats that could lead to potentially catastrophic consequences in practical scenarios. In this paper, we demonstrate four examples where the remote DPR capability of the FPGA may be exploited by an adversary to launch Hardware Trojan Horse (HTH) attacks on commonly used security applications. We substantiate the threat by demonstrating remotely-launched attacks on Xilinx FPGA-based hardware implementations of a cryptographic algorithm, a true random number generator, and two processor based security applications - namely, a software implementation of a cryptographic algorithm and a cash dispensing scheme. The attacks are launched by on-the-fly transfer of malicious FPGA configuration bitstreams over an Ethernet connection to perform DPR and leak sensitive information. Finally, we comment on plausible countermeasures to prevent such attacks",
keywords = "Internet of things, Dynamic Partial Reconfiguration, Field Programmable Gate Array, Hardware Trojan Horse, Hardware security",
author = "Anju Johnson and Sikhar Patranabis and Chakraborty, {Rajat Subhra} and Debdeep Mukhopadhyay",
year = "2017",
month = "7",
doi = "10.1016/j.micpro.2017.06.005",
language = "English",
volume = "52",
pages = "131--144",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",

}

Remote dynamic partial reconfiguration : A threat to Internet-of-Things and embedded security applications. / Johnson, Anju; Patranabis, Sikhar; Chakraborty, Rajat Subhra; Mukhopadhyay, Debdeep .

In: Microprocessors and Microsystems, Vol. 52, 07.2017, p. 131-144.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Remote dynamic partial reconfiguration

T2 - Microprocessors and Microsystems

AU - Johnson, Anju

AU - Patranabis, Sikhar

AU - Chakraborty, Rajat Subhra

AU - Mukhopadhyay, Debdeep

PY - 2017/7

Y1 - 2017/7

N2 - The advent of the Internet of Things has motivated the use of Field Programmable Gate Array (FPGA) devices with Dynamic Partial Reconfiguration (DPR) capabilities for dynamic non-invasive modifications to circuits implemented on the FPGA. In particular, the ability to perform DPR over the network is essential in the context of a growing number of Internet of Things (IoT)-based and embedded security applications. However, the use of remote DPR brings with it a number of security threats that could lead to potentially catastrophic consequences in practical scenarios. In this paper, we demonstrate four examples where the remote DPR capability of the FPGA may be exploited by an adversary to launch Hardware Trojan Horse (HTH) attacks on commonly used security applications. We substantiate the threat by demonstrating remotely-launched attacks on Xilinx FPGA-based hardware implementations of a cryptographic algorithm, a true random number generator, and two processor based security applications - namely, a software implementation of a cryptographic algorithm and a cash dispensing scheme. The attacks are launched by on-the-fly transfer of malicious FPGA configuration bitstreams over an Ethernet connection to perform DPR and leak sensitive information. Finally, we comment on plausible countermeasures to prevent such attacks

AB - The advent of the Internet of Things has motivated the use of Field Programmable Gate Array (FPGA) devices with Dynamic Partial Reconfiguration (DPR) capabilities for dynamic non-invasive modifications to circuits implemented on the FPGA. In particular, the ability to perform DPR over the network is essential in the context of a growing number of Internet of Things (IoT)-based and embedded security applications. However, the use of remote DPR brings with it a number of security threats that could lead to potentially catastrophic consequences in practical scenarios. In this paper, we demonstrate four examples where the remote DPR capability of the FPGA may be exploited by an adversary to launch Hardware Trojan Horse (HTH) attacks on commonly used security applications. We substantiate the threat by demonstrating remotely-launched attacks on Xilinx FPGA-based hardware implementations of a cryptographic algorithm, a true random number generator, and two processor based security applications - namely, a software implementation of a cryptographic algorithm and a cash dispensing scheme. The attacks are launched by on-the-fly transfer of malicious FPGA configuration bitstreams over an Ethernet connection to perform DPR and leak sensitive information. Finally, we comment on plausible countermeasures to prevent such attacks

KW - Internet of things

KW - Dynamic Partial Reconfiguration

KW - Field Programmable Gate Array

KW - Hardware Trojan Horse

KW - Hardware security

U2 - 10.1016/j.micpro.2017.06.005

DO - 10.1016/j.micpro.2017.06.005

M3 - Article

VL - 52

SP - 131

EP - 144

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

ER -