Scheduling Dynamic Hard Real-Time Task Sets on Fully and Partially Reconfigurable Platforms

Sangeet Saha, Arnab Sarkar, Amlan Chakrabarti

Research output: Contribution to journalArticlepeer-review

20 Citations (Scopus)

Abstract

Reconfigurable systems are increasingly being employed in a large class of today’s heterogeneous real-time embedded systems which often demand satisfaction of stringent timeliness constraints. However, executing a set of hard real-time applications on reconfigurable systems such that all timing constraints are satisfied while also allowing efficient resource utilization requires effective scheduling, mapping and admission control strategies. This letter presents methodologies for scheduling periodic hard real-time dynamic task sets on fully and partially reconfigurable field-programmable gate arrays (FPGAs). The floor of the FPGA is assumed to be statically equipartitioned into a set of homogeneous tiles (each of which act as individual processing elements or PEs) such that any arbitrary task of the given task set may be feasibly mapped into the area of a given tile. Experimental results reveal that the proposed algorithms are able to achieve high resource utilization with low task rejection rates over a variety of simulation scenarios.
Original languageEnglish
Article number7018928
Pages (from-to)23-26
Number of pages4
JournalIEEE Embedded Systems Letters
Volume7
Issue number1
Early online date23 Jan 2015
DOIs
Publication statusPublished - 1 Mar 2015
Externally publishedYes

Fingerprint

Dive into the research topics of 'Scheduling Dynamic Hard Real-Time Task Sets on Fully and Partially Reconfigurable Platforms'. Together they form a unique fingerprint.

Cite this