Targeted processor architectures for high-performance controller implementation

Simon Jones; Roger Goodall; Mark Gooch

doi:10.1016/S0967-0661(98)00074-4

Targeted processor architectures for high-performance controller implementation

Simon Jones, Roger Goodall, Mark Gooch

Research output: Contribution to journal › Article › peer-review

12 Citations (Scopus)

Abstract

The requirements for hardware implementation of complex linear time-invariant controllers are addressed. This includes the basic formulation of the equations and their associated numerical properties. Hardware architectures which are directly targeted to these formulations are designed, and their performance is compared with a conventional digital signal processor for a relatively high-end controller task.

Original language	English
Pages (from-to)	867-878
Number of pages	12
Journal	Control Engineering Practice
Volume	6
Issue number	7
DOIs	https://doi.org/10.1016/S0967-0661(98)00074-4
Publication status	Published - Jul 1998
Externally published	Yes

Access to Document

10.1016/S0967-0661(98)00074-4Licence: Unspecified

Cite this

@article{1288afafbfc345bba9a303ae2738efd8,

title = "Targeted processor architectures for high-performance controller implementation",

abstract = "The requirements for hardware implementation of complex linear time-invariant controllers are addressed. This includes the basic formulation of the equations and their associated numerical properties. Hardware architectures which are directly targeted to these formulations are designed, and their performance is compared with a conventional digital signal processor for a relatively high-end controller task.",

keywords = "Architectures, Arithmetic and logic units, Control algorithms, Control applications, Hardware",

author = "Simon Jones and Roger Goodall and Mark Gooch",

year = "1998",

month = jul,

doi = "10.1016/S0967-0661(98)00074-4",

language = "English",

volume = "6",

pages = "867--878",

journal = "Control Engineering Practice",

issn = "0967-0661",

publisher = "Elsevier Limited",

number = "7",

}

TY - JOUR

T1 - Targeted processor architectures for high-performance controller implementation

AU - Jones, Simon

AU - Goodall, Roger

AU - Gooch, Mark

PY - 1998/7

Y1 - 1998/7

N2 - The requirements for hardware implementation of complex linear time-invariant controllers are addressed. This includes the basic formulation of the equations and their associated numerical properties. Hardware architectures which are directly targeted to these formulations are designed, and their performance is compared with a conventional digital signal processor for a relatively high-end controller task.

AB - The requirements for hardware implementation of complex linear time-invariant controllers are addressed. This includes the basic formulation of the equations and their associated numerical properties. Hardware architectures which are directly targeted to these formulations are designed, and their performance is compared with a conventional digital signal processor for a relatively high-end controller task.

KW - Architectures

KW - Arithmetic and logic units

KW - Control algorithms

KW - Control applications

KW - Hardware

UR - http://www.scopus.com/inward/record.url?scp=0032108127&partnerID=8YFLogxK

U2 - 10.1016/S0967-0661(98)00074-4

DO - 10.1016/S0967-0661(98)00074-4

M3 - Article

AN - SCOPUS:0032108127

VL - 6

SP - 867

EP - 878

JO - Control Engineering Practice

JF - Control Engineering Practice

SN - 0967-0661

IS - 7

ER -

Targeted processor architectures for high-performance controller implementation

Abstract

Access to Document

Other files and links

Fingerprint

Cite this